

## MAIN FEATURES

- Single Core ADC Architecture with 10-bit Resolution Integrating a Selectable 1:1/2/4 DEMUX
- 1.5 GSps Guaranteed Conversion Rate
- Differential Input Clock (AC Coupled)
- Analog Input Voltage: 500 mVpp Differential Full Scale (AC Coupled)
- Analog and Clock Input Impedance: $100 \Omega$ Differential
- LVDS Differential Output Data with Swing Adjustment and Data Ready
- Fine Adjustment of ADC Gain, Offset
- Fine Adjustment of Sampling Delay for Interleaving
- Static and Dynamic Test Mode for ADC and DEMUX
- Data Ready Common to the 4 Output Ports
- 1.75W Power Dissipation (1:2 Ratio with Standard LVDS Output Swing)
- Power Supply: 5.2V, 3.3V and 2.5V (Output Buffers)
- LGA255, Ci-CGA255 or CCGA255 Package


## PERFORMANCES

- 2.250 GHz Full Power Input Bandwidth ( -3 dB )
- Low Latency 2.5-5.5 Clock Cycles
- Gain Flatness:
~0.5 dB from 10 MHz to 750 MHz ( $1^{\text {st }}$ Nyquist)
~1.2 dB from 750 MHz to 1500 MHz (2 ${ }^{\text {nd }}$ Nyquist)
~1.5 dB from 1500 MHz to 1800 MHz (L Band)


## ~ 1.5 dB from 1500 MHz to 1800 MHz (L Band)

- Single Tone Performance:

SFDR $=-60 \mathrm{dBFS} ; \mathrm{ENOB}=8.4-\mathrm{Bit} ; \mathrm{SNR}=54 \mathrm{dBFS}$ at
Fin $=750 \mathrm{MHz} @-3 \mathrm{dBFS}, F s=1.5 \mathrm{GSps}$
SFDR $=-59 \mathrm{dBFS} ;$ ENOB $=8.0-\mathrm{Bit} ; \mathrm{SNR}=52 \mathrm{dBFS}$ at
Fin $=1800 \mathrm{MHz} @-3 \mathrm{dBFS}, \mathrm{Fs}=1.5 \mathrm{GSps}$
SFDR $=-62 \mathrm{dBFS} ; \mathrm{ENOB}=8.5-\mathrm{Bit} ;$ SNR $=55 \mathrm{dBFS}$ at
Fin $=750 \mathrm{MHz} @-12 \mathrm{dBFS}, \mathrm{Fs}=1.5 \mathrm{GSps}$
SFDR $=-61 \mathrm{dBFS} ; E N O B=8.4-\mathrm{Bit} ; \mathrm{SNR}=54 \mathrm{dBFS}$ at
Fin $=1800 \mathrm{MHz} @-12 \mathrm{dBFS}$, Fs $=1.5 \mathrm{GSps}$

- Broadband Performance:

NPR $=44 \mathrm{~dB}$ at -13 dBFS Optimum Loading Factor in $1^{\text {st }}$ Nyquist
NPR $=43 \mathrm{~dB}$ at -13 dBFS Optimum Loading Factor in L-band

- Radiation Tolerance: no Sensitivity up to 110 Krad TID (Low Dose Rate)


## MAIN APPLICATION

- Direct L-band RF Down Conversion
- Defense Radar Systems
- Satellite Communication Systems

[^0]
## 1. GENERAL DESCRIPTION

Figure 1-1. ADC with Integrated DEMUX Block Diagram


The EV10AS180A is a 10 -bit 1.5 GSps ADC. The device includes a front-end Track and Hold stage (T/H), followed by an analog encoding stage (Analog Quantizer) which outputs analog residues resulting from analog quantization. Successive banks of latches regenerate the analog residues into logical levels before entering an error correction circuitry and a resynchronization stage followed by a DEMUX with $100 \Omega$ differential output buffers.

The EV10AS180A works in fully differential mode from analog inputs up to digital outputs.
It operates in the first Nyquist and L-Band (Fin ranging from DC to 1800 MHz ).
DEMUX Ratio (1:1 or $1: 2$ or 1:4) can be selected with the 2 pins RS0, RS1.
DEMUX outputs are synchronous on each port.
A differential Data Ready output is available to indicate when the outputs are valid. The Data Ready DR, DRN is common to the 4 ports.

A power up reset ensures to synchronize internal signals and ensures output data to be properly ordered. An external Reset (RSTN) can also be used.

The gain control pin GA and offset control OA are provided to adjust the ADC gain and offset transfer function.

The swing of ADC output buffers can be lowered through the SA pin.
A Sampling Delay Adjust function (SDA) is provided to fine tune the ADC aperture delay, for applications
requesting the interleaving of multiple ADCs for example.
For debug and testability, the following functions are provided:

- a static test mode, used to test either $\mathrm{V}_{\mathrm{OL}}$ or $\mathrm{V}_{\mathrm{OH}}$ at the ADC outputs (all bits at " 0 " level or " 1 " level respectively),
- a dynamic built-In Test, providing series of " 1 " $s$ and " 0 " in a checker board pattern fashion on all 4 ports.
A diode is provided to monitor the junction temperature, with both anode and cathode accessible.


## 2. CIRCUIT ELECTRICAL CHARACTERISTICS

### 2.1 Absolute Maximum Ratings

Table 2-1. Absolute Maximum ratings

| Parameter | Symbol | Comments | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC5 }}$ supply voltage | $V_{\text {cC5 }}$ | see note ${ }^{(4)}$ | GND to 6.0 | V |
| $\mathrm{V}_{\text {CC3 }}$ supply voltage | $\mathrm{V}_{\text {cc3 }}$ | see note ${ }^{(4)}$ | GND to 4.0 | V |
| $\mathrm{V}_{\text {cco }}$ supply voltage | $\mathrm{V}_{\text {cco }}$ | see note ${ }^{(4)}$ | GND to 3.0 | V |
| Analog input voltages | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {INN }}$ | Common Mode | Min 2.0 <br> Max 4.0 | V |
| Maximum difference between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {INN }}$ | $\left\|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}\right\|$ |  | $\begin{gathered} 2.0 \\ (4 \mathrm{Vpp}=+13 \mathrm{dBm} \text { in } 100 \Omega) \end{gathered}$ | V |
| Clock input voltage | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}$ | Common Mode | $\begin{aligned} & \operatorname{Min} 2.0 \\ & \operatorname{Max} 4.0 \end{aligned}$ | V |
| Maximum difference between $\mathrm{V}_{\text {CLK }}$ and $\mathrm{V}_{\text {CLKN }}$ | $\left\|\mathrm{V}_{\text {CLK }}-\mathrm{V}_{\text {CLKN }}\right\|$ |  | $\begin{gathered} 1.5 \\ (3 \mathrm{Vpp}) \end{gathered}$ | V |
| Analog input settings | $\mathrm{V}_{\text {A }}$ | OA, GA, SDA, SA | -0.3 to $\mathrm{V}_{\text {CC3 }}+0.3$ | V |
| Control inputs | $V_{\text {D }}$ | SDAEN, TM0, TM1, DECN, RSO, RS1, RSTN | -0.3 to $\mathrm{V}_{\text {CC3 }}+0.3$ | V |
| Junction Temperature | TJ |  | 170 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Electro-Static Discharge | ESD HBM | Human Body Model | 1000 | V |

Notes: 1. Absolute maximum ratings are limiting values (referenced to GND $=0 \mathrm{~V}$ ), to be applied individually, while other parameters are within specified operating conditions. Exposure to maximum rating and beyond may damage the device.There is no guarantee of operation above specification defined in table 2.3
All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.
2. Maximum ratings enable active inputs with ADC powered off.
3. Maximum ratings enable floating inputs with ADC powered on.
4. The power-up of the 3 power supplies has to be completed within a limited time. Long exposure to partial powered ON supplies may damage the device.

### 2.2 Recommended Conditions Of Use

Table 2-2. Recommended Conditions of Use

| Parameter | Symbol | Comments | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supplies | $\mathrm{V}_{\text {CC5 }}$ | No specific power supply sequencing required during power ON/OFF ${ }^{(1)(2)}$ | 5.2 | V |
|  | $V_{\text {cC3 }}$ |  | 3.3 | V |
|  | $\mathrm{V}_{\text {cco }}$ |  | 2.5 | V |
| Differential analog input voltage (Full Scale) | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}$ | $100 \Omega$ differential | 500 | mVpp |
| Clock input power level (Ground common mode) | $\mathrm{P}_{\text {CLK }}-\mathrm{P}_{\text {CLKN }}$ | $100 \Omega$ differential input | 4 | dBm |
| Operating Temperature Range | Tc, Tj | For functionality | Tc > -55 to Tj < 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | Tc, Tj | For performances | Tc > -55 to Tj < 110 | ${ }^{\circ} \mathrm{C}$ |

Note: 1. To benefit of the internal power on reset, $\mathrm{V}_{\mathrm{CC} 3}$ should be applied before $\mathrm{V}_{\mathrm{CC} 5}$. Please refer to Section 5.5 "Power Up Reset" on page 28 for more details.
2. The power-up of the 3 power supplies has to be completed within a limited time. Long exposure to partial powered ON supplies may damage the device.

### 2.3 Electrical Characteristics

Unless otherwise stated, specifications apply over the full operating temperature range (for performance). $\mathrm{V}_{\mathrm{CC} 5}=5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=2.5 \mathrm{~V}$, typical SA and GA setting.

Table 2-3. Electrical Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 10 |  |  | bit | 1,6 |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Power Supply voltage <br> - Analog <br> - Analog Core and Digital <br> - Output buffers | $\mathrm{V}_{\mathrm{CC}}$ <br> $V_{\text {CC3 }}$ <br> $V_{\text {cco }}$ | $\begin{gathered} 5.0 \\ 3.15 \\ 2.4 \end{gathered}$ | $\begin{aligned} & 5.2 \\ & 3.3 \\ & 2.5 \end{aligned}$ | $\begin{gathered} 5.5 \\ 3.45 \\ 2.6 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { v } \\ & \text { v } \end{aligned}$ | 1,6 |
| Power Supply current in 1:1 DEMUX Ratio <br> - Analog <br> - Analog Core and Digital <br> - Output buffers | $\begin{gathered} I_{-} \mathrm{V}_{\mathrm{CC} 5} \\ \mathrm{I}_{\mathrm{CC}} \mathrm{I}_{\mathrm{C}} \mathrm{~V}_{\mathrm{CCO}} \end{gathered}$ |  | $\begin{gathered} 71 \\ 300 \\ 100 \end{gathered}$ | $\begin{gathered} 85 \\ 330 \\ 110 \end{gathered}$ | mA <br> mA <br> mA | 1,6 |
| Power Supply current in 1:2 DEMUX Ratio <br> - Analog <br> - Analog Core and Digital <br> - Output buffers | $\begin{gathered} \mathrm{I} \mathrm{~V}_{\mathrm{CC5}} \mathrm{I}^{\mathrm{I}} \mathrm{~V}_{\mathrm{CC3}} \\ \mathrm{I} \mathrm{~V}_{\mathrm{CCO}} \end{gathered}$ |  | $\begin{gathered} 71 \\ 312 \\ 137 \end{gathered}$ | $\begin{gathered} 85 \\ 335 \\ 160 \end{gathered}$ | mA <br> mA <br> mA | 1,6 |
| Power Supply current in 1:4 DEMUX Ratio <br> - Analog <br> - Analog Core and Digital <br> - Output buffers | $\begin{gathered} I_{-} \mathrm{V}_{\mathrm{CC} 5} \\ \mathrm{I}_{\mathrm{CC}} \mathrm{I} \_\mathrm{V}_{\mathrm{cco}} \end{gathered}$ |  | $\begin{gathered} 71 \\ 325 \\ 216 \end{gathered}$ | $\begin{gathered} 85 \\ 355 \\ 240 \end{gathered}$ | mA <br> mA <br> mA | 1,6 |
| Power dissipation <br> - 1:1 Ratio with standard LVDS output swing <br> - 1:2 Ratio with standard LVDS output swing <br> - 1:4 Ratio with standard LVDS output swing | $\begin{aligned} & \text { PD } \\ & \text { PD } \\ & \text { PD } \end{aligned}$ |  | $\begin{gathered} 1.6 \\ 1.75 \\ 1.9 \end{gathered}$ | $\begin{aligned} & 1.9 \\ & 2.0 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & \text { w } \\ & \text { w } \\ & \text { w } \end{aligned}$ | 1,6 |

Table 2-3. Electrical Characteristics (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS Data and Data Ready Outputs |  |  |  |  |  |  |
| Logic compatibility |  | LVDS differential |  |  |  |  |
| Output Common Mode ${ }^{(1)}$ | $\mathrm{V}_{\text {OCM }}$ | 1.125 | 1.25 | 1.375 | V | 1,6 |
| Differential output ${ }^{(1)(2)}$ | $\mathrm{V}_{\text {ODIFF }}$ | 250 | 350 | 450 | mVp | 1,6 |
| Output level "High" ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{OH}}$ | 1.25 | - | - | V | 1,6 |
| Output level "Low"(3) | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 1.25 | V | 1,6 |
| Output data format |  | Binary |  |  |  | 1,6 |
| ANALOG INPUT |  |  |  |  |  |  |
| Input type |  | AC coupled |  |  |  |  |
| Analog Input Common Mode (for DC coupled input) |  |  | 3.1 |  | V |  |
| Full scale input voltage range (differential mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \\ & \mathrm{~V}_{\mathrm{INN}} \end{aligned}$ |  | $\begin{aligned} & \pm 125 \\ & \pm 125 \end{aligned}$ |  | $m V p$ <br> mVp | 1,6 |
| Full scale analog input power level | $\mathrm{P}_{\text {IN }}$ |  | -5 |  | dBm | 1,6 |
| Analog input capacitance (die only) | $\mathrm{C}_{\text {IN }}$ |  | 0.3 |  | pF | 5 |
| Input leakage current (VIN = VINN = OV) | $\mathrm{I}_{\text {IN }}$ |  | 50 |  | $\mu \mathrm{A}$ | 5 |
| Analog Input resistance (Differential) | $\mathrm{R}_{\text {IN }}$ | 94 | 100 | 106 | $\Omega$ | 4 |
| CLOCK INPUT (CLK, CLKN) |  |  |  |  |  |  |
| Input type |  | DC or AC coupled |  |  |  |  |
| Clock Input Common Mode (for DC coupled clock) | $\mathrm{V}_{\text {ICM }}$ |  | 2 |  | V | 1,6 |
| Clock Input power level (low phase noise sinewave input) at 1.5 GHz | $\mathrm{P}_{\text {CLK }}$ | 0 | 4 | +7 | dBm | 4 |
| Clock input swing (differential voltage) at 1.5 GHz | $\mathrm{V}_{\text {CLK }}$ <br> $\mathrm{V}_{\text {CLKN }}$ | $\pm 447$ | $\pm 708$ | $\pm 1000$ | $m \vee p$ | 4 |
| Clock input capacitance (die only) | $\mathrm{C}_{\text {CLK }}$ |  | 0.3 |  | pF | 4 |
| Clock Input resistance (Differential) | $\mathrm{R}_{\text {CLK }}$ | 94 | 100 | 106 | $\Omega$ | 4 |
| RSTN (active low) |  |  |  |  |  |  |
| Logic compatibility |  | 2.5 V CMOS compatible |  |  |  |  |
| Input level "High" | $\begin{gathered} \mathrm{V}_{\mathrm{IH}} \\ \left\|\mathrm{I}_{\mathrm{IH}}\right\| \end{gathered}$ | 2.0 |  | 200 | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{gathered} 1,6 \\ 5 \end{gathered}$ |
| Input level "Low" | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \left\|\mathrm{I}_{\mathrm{LL}}\right\| \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 500 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{gathered} 1,6 \\ 5 \end{gathered}$ |
| DIGITAL INPUTS (RS0, RS1, DECN, SDAEN, TM1, TM0) |  |  |  |  |  |  |
| Logic low <br> - Resistor to ground <br> - Voltage level <br> - Input current | $\begin{aligned} & \mathrm{R}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | - |  | $\begin{aligned} & 10 \\ & 0.5 \\ & 450 \\ & \hline \end{aligned}$ | $\begin{gathered} \Omega \\ \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{aligned} & 1 \\ & 4 \\ & 5 \end{aligned}$ |

Table 2-3. Electrical Characteristics (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic high <br> - Resistor to ground <br> - Voltage level <br> - Input current | $\begin{aligned} & \mathrm{R}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{H}} \end{aligned}$ | $\begin{gathered} 10 k \\ 2.0 \\ - \end{gathered}$ |  | infinite <br> 150 | $\begin{gathered} \Omega \\ \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{aligned} & 1 \\ & 4 \\ & 5 \end{aligned}$ |
| OFFSET, GAIN \& SAMPLING DELAY ADJUST SETTINGS (OA, GA, SDA) |  |  |  |  |  |  |
| Min voltage for minimum Gain, Offset or SDA | Analog_min | $2 * V_{C C 3} / 3-0.5$ |  |  | V | 1,6 |
| Max voltage for maximum Gain, Offset or SDA | Analog_max |  |  | $\begin{gathered} 2 * \mathrm{~V}_{\mathrm{CC3}} / 3 \\ +0.5 \end{gathered}$ | V | 1,6 |
| Input current for nominal setting | $\mathrm{I}_{\text {nom }}$ |  |  | 50 | $\mu \mathrm{A}$ | 5 |
| ANALOG SETTINGS (SA) |  |  |  |  |  |  |
| SA voltage for default swing value | $\mathrm{S}_{\text {max }}$ |  |  | $2 * V_{\text {cc3 }} / 3$ |  | 1,6 |
| SA voltage for minimum swing value | $\mathrm{S}_{\text {min }}$ | $2 * \mathrm{~V}_{\mathrm{CC} 3} / 3-0.5$ |  |  |  | 5 |
| Input current (low) for default swing value | $I_{\text {min }}$ |  |  | 50 | $\mu \mathrm{A}$ | 5 |
| Input current (high) for min swing value | $\mathrm{I}_{\text {max }}$ |  |  | 150 | $\mu \mathrm{A}$ | 5 |

Notes: 1. Assuming $100 \Omega$ termination ASIC load.
2. $V_{\text {ODIFF }}$ can be lowered down to 100 mV with SA pin to reduce power consumption.
3. $\mathrm{V}_{\mathrm{OH}}$ min and $\mathrm{V}_{\mathrm{OL}}$ max can never be 1.25 V at the same time when $\mathrm{V}_{\mathrm{ODIFF}} \mathrm{min}$.

### 2.4 Converter Characteristics

Unless otherwise stated, specifications apply over the full operating temperature range (for performance). $\mathrm{V}_{\mathrm{CC5}}=5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=2.5 \mathrm{~V}$, typical SA and GA setting.

Table 2-4. DC Converter Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  | 10 |  |  | bit |  |
| DC ACCURACY |  |  |  |  |  |  |
| Differential Non Linearity (for information only) | DNL+ |  | 0.5 |  | LSB | 1,6 |
| Integral Non Linearity (for information only) | INL+ |  | 1.0 |  | LSB | 1,6 |
| Integral Non Linearity (for information only) | INL- |  | -1.0 |  | LSB | 1,6 |
| Gain central value @10 MHz ${ }^{(1)}$ | ADCGAIN | 0.95 | 1.0 | 1.05 |  | 1,6 |
| Gain error drift vs temperature |  |  | $\pm 10$ |  | \% | 4 |
| ADC offset ${ }^{(2)}$ | ADCOFFSET |  |  | $\pm 10$ | LSB | 1,6 |

Notes: 1. The ADC Gain center value can be tuned thanks to Gain adjust function.
2. The ADC offset can be tuned to mid code 512 thanks to Offset adjust function.

### 2.5 Dynamic Performance

Unless otherwise stated, specifications apply over the full operating temperature range (for performance) assuming an external clock jitter of $225 \mathrm{fs} r m s$ (corresponds to Teledyne e2v testbench value). ADC internal clock jitter is 200 fs rms. $\mathrm{V}_{\mathrm{CC5}}=5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 3}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=2.5 \mathrm{~V}$, typical GA and SA setting.

Table 2-5. Dynamic Performance

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC Analog Inputs |  |  |  |  |  |  |
| Full power Input Bandwidth ( -3 dB ) | FPBW |  | 2.25 |  | GHz | 4 |
| Gain Flatness (from 10 to 750 MHz ) |  |  | 0.5 |  | dB | 4 |
| Gain Flatness (from 750 to 1500 MHz ) |  |  | 1.2 |  | dB | 4 |
| Gain Flatness (from 1500 to 1800 MHz ) |  |  | 1.5 |  | dB | 4 |
| Deviation from linear phase (1st Nyquist) |  |  | 5 |  | - | 5 |
| Deviation from linear phase (2nd Nyquist) |  |  | 1 |  | - | 5 |
| Deviation from linear phase (L-band up to 2.25 GHz ) |  |  | 2 |  | - | 5 |
| Input voltage standing Wave Ratio up to 1.8 GHz (unpowered device) | VSWR |  |  | 1.2:1 |  | 4 |
| AC Performance in 1st Nyquist <br> -12 dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, external jitter $=225 \mathrm{fs}$ rms max |  |  |  |  |  |  |
| Signal to Noise And Distortion Ratio $\mathrm{FS}=1.5 \mathrm{GSps} \quad \text { Fin }=750 \mathrm{MHz}$ | SINAD | 48.7 | 53 |  | dBFS | 1,6 |
| Effective Number of Bits $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=750 \mathrm{MHz}$ | ENOB | 7.8 | 8.5 |  | Bit FS | 1,6 |
| Signal to Noise Ratio $\mathrm{FS}=1.5 \mathrm{GSps} \quad \text { Fin }=750 \mathrm{MHz}$ | SNR | 52 | 55 |  | dBFS | 1,6 |
| Total Harmonic Distortion ( 25 harmonics) $\mathrm{FS}=1.5 \mathrm{GSps} \quad \text { Fin }=750 \mathrm{MHz}$ | \|THD | | 49 | 60 |  | dBFS | 1,6 |
| Spurious Free Dynamic Range $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=750 \mathrm{MHz}$ | \|SFDR| | 52 | 62 |  | dBFS | 1,6 |
| Noise Power Ratio <br> Notch centered on 50 MHz , notch width 500 KHz on $20 \mathrm{MHz}-700 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 44.0 |  | dB | 4 |
| Noise Power Ratio <br> Notch centered on 350 MHz , notch width 500 KHz on $20 \mathrm{MHz}-700 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 44.0 |  | dB | 4 |
| Noise Power Ratio <br> Notch centered on 657 MHz , notch width 500 KHz on $20 \mathrm{MHz}-700 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 44.0 |  | dB | 4 |
| IMD3 differential <br> (2Fin1 - Fin2, 2Fin2 - Fin1, unfilterable 3rd order Intermodulation products) <br> At -7 dBFS <br> Fin1 $=790 \mathrm{MHz}$ <br> Fin2 $=800 \mathrm{MHz}$ | IMD3 |  | -63 |  | dBc | 4 |

Table 2-5. Dynamic Performance (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC Performance in 2nd Nyquist <br> -12 dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, external jitter $=225 \mathrm{fs} \mathrm{rms}$ max |  |  |  |  |  |  |
| Noise Power Ratio <br> Notch centered on 800 MHz , notch width 500 KHz on $770 \mathrm{MHz}-1450 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 44.0 |  | dB | 5 |
| Noise Power Ratio <br> Notch centered on 1100 MHz , notch width 500 KHz on $770 \mathrm{MHz}-1450 \mathrm{MHz}$ band <br> 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 44.0 |  | dB | 5 |
| Noise Power Ratio <br> Notch centered on 1407 MHz , notch width 500 KHz on $770 \mathrm{MHz}-1450 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 44.0 |  | dB | 5 |
| AC Performance in LBAND <br> -12 dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, external jitter $=225 \mathrm{fs} \mathrm{rms}$ max |  |  |  |  |  |  |
| Signal to Noise And Distortion Ratio $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=1800 \mathrm{MHz}$ | SINAD | 48.7 | 52 |  | dBFS | 1,6 |
| Effective Number of Bits $\mathrm{FS}=1.5 \mathrm{GSps}$ Fin $=1800 \mathrm{MHz}$ | ENOB | 7.8 | 8.4 |  | Bit FS | 1,6 |
| Signal to Noise Ratio $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=1800 \mathrm{MHz}$ | SNR | 52 | 54 |  | dBFS | 1,6 |
| Total Harmonic Distortion ( 25 harmonics) $\mathrm{FS}=1.5 \mathrm{GSps} \quad \text { Fin }=1800 \mathrm{MHz}$ | \|THD | | 49 | 58 |  | dBFS | 1,6 |
| Spurious Free Dynamic Range $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=1800 \mathrm{MHz}$ | \|SFDR| | 52 | 61 |  | dBFS | 1,6 |
| Noise Power Ratio <br> Notch centered on 1550 MHz , notch width 500 KHz on $1520 \mathrm{MHz}-2200 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 43 |  | dB | 5 |
| Noise Power Ratio <br> Notch centered on 1850 MHz , notch width 500 KHz on $1520 \mathrm{MHz}-2200 \mathrm{MHz}$ band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 43 |  | dB | 5 |
| Noise Power Ratio <br> Notch centered on 2157 MHz, notch width 500 KHz on 1520 MHz - 2200 MHz band 1.5 GSps at optimum loading factor of -13.1 dBFS | NPR |  | 42 |  | dB | 5 |
| IMD3 differential <br> (2Fin1 - Fin2, 2Fin2 - Fin1, unfilterable 3rd order Intermodulation products) <br> At -7dBFS $\begin{aligned} & \text { Fin1 }=1550 \mathrm{MHz} \\ & \text { Fin2 }=1560 \mathrm{MHz} \end{aligned}$ | IMD3 |  | -55 |  | dBc | 4 |
| AC Performance in 1st Nyquist <br> -3 dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, external jitter $=225 \mathrm{fs} \mathrm{rms}$ max |  |  |  |  |  |  |
| Signal to Noise And Distortion Ratio $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=750 \mathrm{MHz}$ | SINAD | 46.3 | 52 |  | dBFS | 1,6 |

Table 2-5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test <br> level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Effective Number of Bits $\mathrm{FS}=1.5 \mathrm{GSps} \quad \text { Fin }=750 \mathrm{MHz}$ | ENOB | 7.4 | 8.4 |  | Bit FS | 1,6 |
| Signal to Noise Ratio FS = 1.5 GSps Fin $=750 \mathrm{MHz}$ | SNR | 50 | 54 |  | dBFS | 1,6 |
| Total Harmonic Distortion ( $\mathbf{2 5}$ harmonics) $\mathrm{FS}=1.5 \mathrm{GSps} \quad \mathrm{Fin}=750 \mathrm{MHz}$ | \|THD | | 48 | 56 |  | dBFS | 1,6 |
| Spurious Free Dynamic Range $\mathrm{FS}=1.5 \mathrm{GSps} \quad$ Fin $=750 \mathrm{MHz}$ | \|SFDR| | 50 | 60 |  | dBFS | 1,6 |
| AC Performance in L Band <br> -3 dBFS differential input mode, $50 \%$ clock duty cycle, +4 dBm differential clock, external jitter $=225 \mathrm{fs}$ rms max |  |  |  |  |  |  |
| Signal to Noise And Distortion Ratio FS $=1.5 \mathrm{GSps} \quad$ Fin $=1800 \mathrm{MHz}$ | SINAD | 45.1 | 50 |  | dBFS | 1,6 |
| Effective Number of Bits FS $=1.5 \mathrm{GSps} \quad$ Fin $=1800 \mathrm{MHz}$ | ENOB | 7.2 | 8.0 |  | Bit FS | 1,6 |
| Signal to Noise Ratio $\mathrm{FS}=1.5 \mathrm{GSps} \quad \text { Fin }=1800 \mathrm{MHz}$ | SNR | 49 | 52 |  | dBFS | 1,6 |
| Total Harmonic Distortion ( $\mathbf{2 5}$ harmonics) $\mathrm{FS}=1.5 \mathrm{GSps} \quad \mathrm{Fin}=1800 \mathrm{MHz}$ | \|THD | | 47 | 56 |  | dBFS | 1,6 |
| Spurious Free Dynamic Range FS $=1.5 \mathrm{GSps} \quad$ Fin $=1800 \mathrm{MHz}$ | \|SFDR| | 50 | 59 |  | dBFS | 1,6 |

### 2.6 Sensitivity to Radiations

### 2.6.1 Total Dose

The component is not sensitive to 110 Krad with very low dose rate (36rad / hr)

### 2.6.2 Heavy lons

It was concluded that the devices under test (P/N EV10AS180A) have:

- No SEL (SEL measured up to a LET of 80.72 $\mathrm{MeV}-\mathrm{cm}^{2} / \mathrm{mg}$ at 125 degC with a tilt and up to $67.7 \mathrm{MeVcm}^{2} / \mathrm{mg}$ at 125 deg C without tilt),
- No SEFI
- No permanent error
- Low LET threshold of 0.7 to $1.6 \mathrm{MeV} . \mathrm{cm}^{2} / \mathrm{mg}$-> device may be sensitive to proton
- Saturated cross-section in the range of $3.8 \mathrm{E}-5$ to $2.1 \mathrm{E}-04 \mathrm{~cm}^{2}$
- Worst case long SEU/SET duration is 48 consecutive corrupted data
- For a geostationary satellite:
- SEE of $2.48 \mathrm{E}-04$ to $8.24 \mathrm{E}-02 /$ device.day
- Worst case Multiconversion errors is 1.27E-02/device/day (MTBF > 78 days)
- Worst case Single conversion errors $8.24 \mathrm{E}-02 /$ device day (MTBF > 12 days)


### 2.6.3 Proton Tests

It was concluded that the devices under test (P/N EV10AS180A) have:

- No SEL (up to 184 MeV ),
- No SEFI
- No permanent error
- Energy threshold is lower than 20 MeV
- Saturated cross-section in the range of $1 \mathrm{E}-10$ to $1.3 \mathrm{E}-09 \mathrm{~cm}^{2}$
- Worst case long SEU/SET duration is 5 consecutive corrupted data
- For a geostationary satellite:
- SEE of 4.47E-05 to $7.83 \mathrm{E}-03 /$ device.day
- Worst case Multiconversion errors is 1.16E-03/device/day (MTBF> 862 days)
- Worst case Single conversion errors of 7.83E-03/device.day (MTBF>127 days)
- For a LEO JASON satellite:
- SEE of 7.12E-04 to 8.94E-02/device.day
- Worst case Multiconversion errors is 1.36E-02/device/day (MTBF > 73 days)
- Worst case Single conversion errors of $8.94 \mathrm{E}-02 /$ device.day (MTBF $>11$ days)


### 2.7 Timing Characteristics and Switching Performances

Unless otherwise stated, specifications apply over the full operating temperature range (for performance).
See Section 3. "Definition of Term" on page 17.
Table 2-6. Timing Characteristics and Switching Performances

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING PERFORMANCE AND CHARACTERISTICS |  |  |  |  |  |  |
| Maximum clock frequency ${ }^{(1)}$ <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio <br> 1:4 DEMUX Ratio |  | $\begin{gathered} 700 \\ 1500 \\ 1500 \end{gathered}$ |  |  | MHz | 1,6 |
| Clock frequency range ${ }^{(1)}$ |  | 300 |  | 1500 | MHz | 4 |
| Maximum Output Rate per port (Data) <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio <br> 1:4 DEMUX Ratio |  | $\begin{aligned} & 700 \\ & 750 \\ & 375 \end{aligned}$ |  |  | Msps | 4 |
| Analog input frequency |  | DC |  | 1800 | MHz | 4 |
| BER @ 1.5GSps @ -12 dBFS |  |  |  | $10^{-9}$ | Error/sampl <br> e | 5 |
| TIMING |  |  |  |  |  |  |
| ADC settling time (VIN-VINN $=400 \mathrm{mV} \mathrm{pp}$ ) ( $\pm 2 \%$ ) | TS |  | 770 |  | ps | 4 |
| ADC step response ( $10 \%$ to 90\%) |  |  | 160 |  | ps | 4 |
| Clock duty cycle |  | 40 | 50 | 60 | \% | 4 |
| Minimum clock pulse width (high) | TC1 | 0.25 |  | 0.375 | ns | 4 |

Table 2-6. Timing Characteristics and Switching Performances (Continued)

| Parameter | Symbol | Min | Typ | Max | Unit | Test level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum clock pulse width (low) | TC2 | 0.25 |  | 0.375 | ns | 4 |
| Aperture delay ${ }^{(1)(6)}$ | TA |  | 250 |  | ps | 4 |
| Aperture delay adjustment | SDA | -42 |  | +42 | ps | 4 |
| Aperture jitter added by the ADC ${ }^{(1)(6)}$ |  |  | 200 |  | fs rms | 4 |
| Output rise/fall time for DATA ( $20 \%$ to 80\%) ${ }^{(3)}$ | TR/TF | 320 | 400 | 480 | ps | 4 |
| Output rise/fall time for DATA READY $(20 \% \text { to } 80 \%)^{(3)}$ | TR/TF | 510 | 700 | 890 | ps | 4 |
| Data output delay ${ }^{(4)}$ <br> DMUX 1:1 <br> DMUX 1:2 and 1:4 | TOD | 3.1 | $\begin{gathered} 3 \\ 3.4 \end{gathered}$ | 3.7 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | 4 |
| Data Ready output delay ${ }^{(4)}$ <br> DMUX 1:1 <br> DMUX 1:2 and 1:4 | TDR | 3.4 | $\begin{aligned} & 3.7 \\ & 3.7 \end{aligned}$ | 4.0 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | 4 |
| DMUX 1:1 <br> DMUX 1:2 <br> DMUX 1:4 | TDR -TOD |  | $\begin{aligned} & 0.9 \\ & 0.6 \\ & 0.3 \end{aligned}$ |  | ns | 4 |
| Output Data to Data Ready propagation delay ${ }^{(5)}$ <br> DMUX 1:1 @ 750 MSps sampling rate <br> DMUX 1:2 @ 1.5 GSps sampling rate <br> DMUX 1:4 @ 1.5 GSps sampling rate | TD1 | $\begin{aligned} & 1.08 \\ & 0.84 \\ & 1.45 \end{aligned}$ | $\begin{gathered} 1.13 \\ 1 \\ 1.5 \end{gathered}$ | $\begin{aligned} & 1.20 \\ & 1.10 \\ & 1.55 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | 4 |
| Data Ready to Output Data propagation delay ${ }^{(5)}$ DMUX 1:1 @ 750 MSps sampling rate DMUX 1:2 @ 1.5 GSps sampling rate DMUX 1:4 @ 1.5 GSps sampling rate | TD2 | $\begin{gathered} 0.16 \\ 0.31 \\ 1.1 \end{gathered}$ | $\begin{gathered} 0.2 \\ 0.44 \\ 1.2 \end{gathered}$ | $\begin{aligned} & 0.24 \\ & 0.49 \\ & 1.25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ | 4 |
| Output Data Pipeline delay |  |  |  |  |  |  |
| 1:1 DEMUX Ratio |  |  |  |  |  |  |
| Port A | TPDOA |  | 3.5 |  |  |  |
| 1:2 DEMUX Ratio |  |  |  |  |  |  |
| Port A | TPDOA |  | 3.5 |  |  |  |
| Port B | TPDOB |  | 2.5 |  | Clock cycles | 4 |
| 1:4 DEMUX Ratio |  |  |  |  |  |  |
| Port A | TPDOA |  | 5.5 |  |  |  |
| Port B | TPDOB |  | 4.5 |  |  |  |
| Port C | TPDOC |  | 3.5 |  |  |  |
| Port D | TPDOD |  | 2.5 |  |  |  |
| Data Ready Pipeline delay <br> 1:1 DEMUX Ratio <br> 1:2 DEMUX Ratio <br> 1:4 DEMUX Ratio | TPDR |  | $\begin{gathered} 4 \\ 4.5 \\ 7.5 \end{gathered}$ |  | Clock cycles | 4 |
| RSTN to DR, DRN | TRDR |  |  | 10 | ns | 4 |
| RSTN min pulse duration |  | 4 |  |  | ns | 4 |

## Notes:

1. See Definition Of Terms.
2. Data Ready outputs are active on both rising and falling edges (DR/2 mode)
3. $\mathrm{L}_{\text {LOAD }}=5 \mathrm{nH}, \mathrm{C}_{\text {LOAD }}=5 \mathrm{pF}$ termination (for each single-ended output).
4. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only.
5. Values for TD1 and TD2 are given for a 1.5 GSps external clock frequency ( $50 \%$ duty cycle). For different sampling rates, apply the following formula: TD1 = T/2 +(|TOD-TDR|) and TD2 = T/2 - (|TOD-TDR|), where T= clock period. Note: Due to the off centre edge of the data ready signal, this formula is an approximation.
6. Aperture delay and aperture jitter measured with SDA = OFF (default setting at RESET)

### 2.8 Timing Diagrams

Figure 2-1. $\quad$ Principle of Operation, DMUX 1:1


Figure 2-2. $\quad$ Principle of Operation, DMUX 1:2


Figure 2-3. $\quad$ Principle of Operation, DMUX 1:4


Figure 2-4. Power up Reset Timing Diagram (1:1 DMUX)


Note: assuming $\mathrm{V}_{\mathrm{CC} 3}$ is already switched on.
Figure 2-5. External Reset Timing Diagram (1:1 DMUX)


### 2.9 Explanation of Test Levels

| 1 | $100 \%$ production tested at $+25^{\circ} \mathrm{C}^{(1)}$. |
| :--- | :--- |
| 2 | $100 \%$ production tested at $+25^{\circ} \mathrm{C}^{(1)}$, and sample tested at specified temperatures. |
| 3 | Sample tested only at specified temperatures. |
| 4 | Parameter is guaranteed by design and characterization testing (thermal steady-state conditions at specified <br> temperature). |
| 5 | Parameter is a typical value only guaranteed by design only. |
| 6 | $100 \%$ production tested over specified temperature range (for D/T and Space Grade ${ }^{(2)}$ ). |

Note: $\quad$ Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).
Notes: 1. Unless otherwise specified.
2. If applicable, please refer to "Ordering Information"

### 2.10 Coding

Table 2-7. ADC Coding Table

| Differential analog input | Voltage level | Digital output |
| :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Binary } \\ \text { MSB (bit 9)....................LSB (bit 0) } \end{gathered}$ |
| $>+250.25 \mathrm{mV}$ | >Top end of full scale $+1 / 2$ LSB | 1111111111 |
| + 250.25 mV | Top end of full scale $+1 / 2$ LSB | 1111111111 |
| + 249.75 mV | Top end of full scale $-1 / 2$ LSB | 1111111110 |
| + 125.25 mV | $3 / 4$ full scale $+1 / 2$ LSB | 1100000000 |
| + 124.75 mV | $3 / 4$ full scale - $1 / 2$ LSB | 1011111111 |
| + 0.25 mV | Mid scale + $1 / 2$ LSB | 1000000000 |
| -0.25 mV | Mid scale - $1 / 2$ LSB | 0111111111 |
| -124.75 mV | $1 / 4$ full scale $+1 / 2$ LSB | 0100000000 |
| -124.25 mV | 1/4 full scale - $1 / 2$ LSB | 0011111111 |
| -249.75 mV | Bottom end of full scale $+1 / 2$ LSB | 0000000001 |
| -250.25 mV | Bottom end of full scale - $1 / 2$ LSB | 0000000000 |
| <-250.25 mV | < Bottom end of full scale - $1 / 2$ LSB | 0000000000 |

## 3. DEFINITION OF TERM

| (Fs max) | Maximum Sampling Frequency | Performances are guaranteed up to Fs max |
| :---: | :---: | :---: |
| (Fs min) | Minimum Sampling frequency | Performances are guaranteed for Fs higher than Fs min. |
| (BER) | Bit Error Rate | Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An error code is a code that differs by more than $\pm 32$ LSB from the correct code. |
| (AIF) | Analog Input Frequency | Analog input frequency range for which performances are guaranteed |
| (FPBW) | Full power input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale $-1 \mathrm{~dB}(-1$ dBFS). |
| (SSBW) | Small Signal Input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale $-10 \mathrm{~dB}(-10$ dBFS). |
| (SINAD) | Signal to noise and distortion ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale ( -1 dBFS ), to the RMS sum of all other spectral components, including the harmonics except DC. |
| (SNR) | Signal to noise ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS sum of all other spectral components excluding the twenty five first harmonics. |
| (THD) | Total harmonic distortion | Ratio expressed in dB of the RMS sum of the first twenty five harmonic components, to the RMS input signal amplitude, set at 1 dB below full scale. It may be reported in dB (i.e, related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (SFDR) | Spurious free dynamic range | Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (i.e., related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (ENOB) | Effective Number Of Bits | $\mathrm{ENOB}=\frac{\text { SINAD }-1.76+20 \log (\mathrm{~A} / \mathrm{FS} / 2)}{6,02}$ |
|  |  | Where $A$ is the actual input amplitude and FS is the full scale range of the ADC under test |
| (DNL) | Differential non linearity | The Differential Non Linearity for an output code i is the difference between the measured step size of code $i$ and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic. |
| (INL) | Integral non linearity | The Integral Non Linearity for an output code $i$ is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. |
|  |  | INL (i) is expressed in LSBs, and is the maximum value of all \|INL (i)|. |
| (TA) | Aperture delay | Delay between the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point), and the time at which ( $\mathrm{V}_{\mathbb{I N}}, \mathrm{V}_{\mathrm{INN}}$ ) is sampled. |


| (TS) | Settling time |
| :---: | :---: |
| (ORT) | Overvoltage recovery time |
| (TOD) | Digital data Output delay |
| (TDR) | Data ready output delay |
| (TD1) | Time delay from Data transition to Data Ready |
| (TD2) | Time delay from Data Ready to Data |
| (TD1-TD2) |  |
| (TC) | Encoding clock period |
| (TPDO) | Output Data pipeline delay |
| (TPDR) | Output Data Ready pipeline delay |
| (TRDR) | Data Ready reset delay |
| (TR) | Rise time |
| (TF) | Fall time |
| (PSRR) | Power supply rejection ratio |

Aperture uncertainty

## Settling time

Overvoltage recovery time

Digital data Output delay

Time delay from Data transition to Data Ready

Time delay from Data Ready to Data

Encoding clock period

Power supply rejection ratio

Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point.

Time delay to achieve 0.2 \% accuracy at the converter output when a $80 \%$ Full Scale step function is applied to the differential analog input.

Time to recover $0.2 \%$ accuracy at the output, after a $150 \%$ full scale step applied on the input is reduced to midscale.

Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load, excluding TPDO pipeline delay.

Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output clock (zero crossing) with specified load, exluding TPDR pipeline delay.

Time delay between Data transition to output clock (Data Ready). If output clock is in the middle of the Data, TD1=Tdata/2

Time delay between output clock (Data Ready) to Data transition. If output clock is in the middle of the Data, TD2=Tdata/2

The difference TD1-TD2 gives an information if the output clock is centered on the output data. If output clock is the middle of the data, TD1 = TD2 = Tdata/2

TC1 = Minimum clock pulse width (high) TC = TC1 + TC2
TC2 $=$ Minimum clock pulse width (low)
Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD).

Number of clock cycles between the sampling edge of an input data and the associated output data ready rising edge (not taking into account the TDR).

After a falling edge of the RSTN, delay between the sampling edge if an input data and the reset to digital zero transition of the Data Ready output signal DR

Time delay for the output DATA signals to rise from $20 \%$ to $80 \%$ of delta between low level and high level.

Time delay for the output DATA signals to fall from $20 \%$ to $80 \%$ of delta between low level and high level.

Ratio of input offset variation to a change in power supply voltage.
When the input signal is larger than the upper bound of the ADC input range, the output code is identical to the maximum code and the Out of Range bit is set to logic one. When the input signal is smaller than the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute maximum ratings).

The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products.
The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise signal as the input to the ADC under test, the Noise Power Ratio is defined as the ratio of the average out-of-notch to the average in-notch power spectral density magnitudes for the FFT spectrum of the ADC output sample test.

The VSWR corresponds to the ADC input insertion loss due to input power reflection.
For example a VSWR of 1.2 corresponds to a 20 dB return loss (ie. 99\% power transmitted and $1 \%$ reflected).

## 4. PIN DESCRIPTION

Figure 4-1. $\quad$ Pin Mapping (Top View)


Note: Pin A1 is not populated.

Table 4-1. $\quad$ Pin Description

| Signal <br> Name | Pin Number | Description | Direction | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |
| $V_{\text {cC5 }}$ | L7, L8, L9, L10, M8, M10, N8, N10 | 5.2 V analogue supply (Front-end Track \& Hold circuitry). Referenced to AGND. | N/A |  |
| $V_{\text {CC3 }}$ | $\begin{aligned} & \text { J6, J11, K4, K5, K6, } \\ & \text { K11, K12, K13 } \end{aligned}$ | 3.3V power supply (ADC Core, Regeneration and Logic, DEMUX circuitry and Timing circuitry). <br> Referenced to AGND. | N/A |  |
| $\mathrm{V}_{\text {cco }}$ | A2, A15, B2, B15, C3, C14, D4, D5, D12, D13, E7, E8, E9, E10, F5, F8, F9, F12, G5, G6, G11, G12, H6, H11 | 2.5 V digital power supply (output buffers). <br> Referenced to DGND. | N/A |  |
| AGND | $\begin{array}{\|l\|} \hline \text { G7, G8, G9, G10, } \\ \text { H7, H8, H9, H10, J7, } \\ \text { J8, J9, J10, K7, K8, } \\ \text { K9, K10, M7, M9, } \\ \text { N7, N9, P6, P7, P8, } \\ \text { P9, P10, P11, R7, } \\ \text { R8, R9, R10, R11, } \\ \text { T7, T8, T11 } \end{array}$ | Analogue Ground. <br> AGND plane should be separated from DGND on the board (the two planes can be connected by $0 \Omega$ resistors). | N/A |  |
| DGND | A16, B1, B16, C4, C13, D3, D6, D7, D8, D9, D10, D11, D14, E4, E5, E6, E11, E12, E13, F4, F6, F7, F10, F11, F13, G4, G13, H4, H5, H12, H13, J4, J5, J12, J13, L4, L5, L6, L11, L12, L13, M4, M5, M13, N5, N11, N12, N13, P5, P12, P13, R1, R2, R3, R15, R16, T1, T2, T3, T15, T16 | Digital Ground for output buffers. <br> DGND plane should be separated from AGND on the board (the two planes can be connected by $0 \Omega$ resistors). | N/A |  |
| ANALOGUE INPUTS |  |  |  |  |
| VIN VINN | $\begin{array}{\|l\|} \hline \text { T9 } \\ \text { T10 } \end{array}$ | Analogue input (differential) with internal common mode at 3.1V. <br> It should be driven in AC coupling. Analogue input is sampled and converted (10-bit) on each positive transition of the CLK input. <br> Equivalent internal differential $100 \Omega$ input resistor. | 1 |  |

Table 4-1. $\quad$ Pin Description (Continued)

| Signal <br> Name | Pin Number | Description | Direction | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS |  |  |  |  |
| $\begin{aligned} & \text { CLK } \\ & \text { CLKN } \end{aligned}$ | $\begin{aligned} & \text { T6 } \\ & \text { R6 } \end{aligned}$ | Master sampling clock input (differential) with internal common mode. <br> It should be driven in AC coupling. <br> Equivalent internal differential $100 \Omega$ input resistor. | 1 |  |
| RESET INPUT |  |  |  |  |
| RSTN | T4 | Reset input (single-ended). <br> It is available in case it is necessary to reset the ADC during operation (it is not mandatory to perform an external reset on the ADC for proper operation of the ADC as a power up reset is already implemented). <br> This reset is Asynchronous, it is 2.5 V CMOS compatible. It is active low. <br> Refer to Section 2.8 and Section 5.4 | 1 |  |
| DIGITAL OUTPUTS |  |  |  |  |
| AO, AON <br> A1, A1N <br> A2, A2N <br> A3, A3N <br> A4, A4N <br> A5, A5N <br> A6, A6N <br> A7, A7N <br> A8, A8N <br> A9, A9N | $\begin{aligned} & \text { P1, P2 } \\ & \text { N1, N2 } \\ & \text { M1, M2 } \\ & \text { L3, M3 } \\ & \text { L1, L2 } \\ & \text { K1, K2 } \\ & \text { K3, J3 } \\ & \text { J1, J2 } \\ & \text { H1, H2 } \\ & \text { H3, G3 } \end{aligned}$ | In-phase (Ai) and inverted phase (AiN) digital outputs on DEMUX Port A (with $\mathrm{i}=0 . . .9$ ). <br> Differential LVDS signal. <br> A0 is the LSB, A9 is the MSB. <br> The differential digital output data is transmitted at clock rate divided by the DMUX ratio (refer to RSO and RS1 settings). <br> Each of these outputs should be terminated by a $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | 0 |  |

Table 4-1. $\quad$ Pin Description (Continued)

| Signal <br> Name | Pin Number | Description | Direction | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| $B 0, B 0 N$ $B 1, B 1 N$ $B 2, B 2 N$ $B 3, B 3 N$ $B 4, B 4 N$ $B 5, B 5 N$ $B 6, B 6 N$ $B 7, B 7 N$ $B 8, B 8 N$ $B 9, B 9 N$ | $\begin{aligned} & \text { F1, F2 } \\ & \text { E3, F3 } \\ & \text { E1, E2 } \\ & \text { D1, D2 } \\ & \text { A4, B4 } \\ & \text { A5, B5 } \\ & \text { C6, C5 } \\ & \text { A6, B6 } \\ & \text { A7, B7 } \\ & \text { C7, C8 } \end{aligned}$ | In-phase ( Bi ) and inverted phase ( BiN ) digital outputs on DEMUX Port B (with $\mathrm{i}=0 . . .9$ ). <br> Differential LVDS signal. <br> $B 0$ is the LSB, B9 is the MSB. <br> The differential digital output data is transmitted at clock rate divided by the DMUX ratio (refer to RSO and RS1 settings). <br> Each of these outputs should be terminated by a $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | 0 |  |
| CO, CON <br> C1, C1N <br> C2, C2N <br> C3, C3N <br> C4, C4N <br> C5, C5N <br> C6, C6N <br> C7, C7N <br> C8, C8N <br> C9, C9N | $\begin{aligned} & \text { F16, F15 } \\ & \text { E14, F14 } \\ & \text { E16, E15 } \\ & \text { D16, D15 } \\ & \text { A13, B13 } \\ & \text { A12, B12 } \\ & \text { C11, C12 } \\ & \text { A11, B11 } \\ & \text { A10, B10 } \\ & \text { C10, C9 } \end{aligned}$ | In-phase ( Ci ) and inverted phase ( CiN ) digital outputs on DEMUX Port C (with $\mathrm{i}=0 . . .9$ ). <br> Differential LVDS signal. <br> CO is the LSB, C9 is the MSB. <br> The differential digital output data is transmitted at clock rate divided by the DMUX ratio (refer to RSO and RS1 settings). <br> Each of these outputs should be terminated by a $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | 0 |  |
| DO, DON <br> D1, D1N <br> D2, D2N <br> D3, D3N <br> D4, D4N <br> D5, D5N <br> D6, D6N <br> D7, D7N <br> D8, D8N <br> D9, D9N | $\begin{aligned} & \text { P16, P15 } \\ & \text { N16, N15 } \\ & \text { M16, M15 } \\ & \text { L14, M14 } \\ & \text { L16, L15 } \\ & \text { K16, K15 } \\ & \text { K14, J14 } \\ & \text { J16, J15 } \\ & \text { H16, H15 } \\ & \text { H14, G14 } \end{aligned}$ | In-phase (Di) and inverted phase (DiN) digital outputs on DEMUX Port D ( with i = 0...9). <br> Differential LVDS signal. <br> DO is the LSB, D9 is the MSB. <br> The differential digital output data is transmitted at clock rate divided by the DMUX ratio (refer to RSO and RS1 settings). <br> Each of these outputs should be terminated by a $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | 0 |  |

Table 4-1. $\quad$ Pin Description (Continued)

| Signal Name | Pin Number | Description | Direction | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { DR } \\ \text { DRN } \end{array}$ |  | In-phase (DR) and inverted phase (DRN) global data ready digital output clock. <br> Differential LVDS signal. <br> The differential digital output clock is used to latch the output data on rising and falling edge. <br> The differential digital output clock rate is (CLK/2) divided by the DMUX ratio (provided by RSO and RS1 pins). <br> This differential digital output clock should be terminated by a $100 \Omega$ differential resistor placed as close as possible to the differential receiver. | 0 |  |
| ADDITIONAL FUNCTIONS |  |  |  |  |
| DECN | N14 | Decimation Function Enable (singleended). <br> Active low. <br> Refer to Section 5.9 for more information. | 1 |  |
| $\begin{aligned} & \text { TMO, } \\ & \text { TM1 } \end{aligned}$ | T14, R14 | Test Mode. <br> Refer to Section 5.3 for more information. | 1 |  |
| RSO, RS1 | T13, R13 | DEMUX Ratio Selection. <br> Refer to Section 5.2 for more information. | 1 |  |

Table 4-1. $\quad$ Pin Description (Continued)

| Signal <br> Name | Pin Number | Description | Direction | Equivalent Simplified Schematics |
| :---: | :---: | :---: | :---: | :---: |
| SDAEN | R12 | SDAEN = Sampling delay adjust enable. <br> SDA = Sampling delay adjust. <br> Please refer to Section 5.10 for more information. | 1 |  |
| SDA | T12 | SDAEN = Sampling delay adjust enable. <br> SDA = Sampling delay adjust. <br> Please refer to Section 5.10 for more information. | 1 |  |
| GA | P4 | Gain Adjust. <br> Refer to Section 5.6 for more information. | 1 |  |
| OA | N4 | Offset Adjust. <br> Refer to Section 5.7 for more information. | 1 |  |
| SA | P14 | Swing adjust. <br> Refer to Section 5.8 for more information. | 1 |  |
| DIODEA | P3 | Die Junction temperature monitoring (DIODEA = anode, DIODEC = cathode). Please refer to Section 5.11 for more information. | 1 |  |
| DIODEC | N3 |  | 0 |  |
| NC | A3, A8, A14 <br> B3, B8, B14 <br> C1, C2, C15, C16 <br> G1, G2, G15, G16 <br> M6, M11, M12 <br> N6 <br> R4, R5, <br> T5 | Not connected pins, connect to ground (DGND). | N/A |  |

## 5. FUNCTIONAL DESCRIPTION

Table 5-1. Function Descriptions


### 5.1 Control Signal Settings

The RSO, RS1, TM0, TM1, SDAEN and DECN control signals use the same static input buffer.
Logic " 1 " (10 K $\Omega$ to Ground, or tied to $\mathrm{V}_{\mathrm{CC3}}=3.3 \mathrm{~V}$, or left floating) was chosen for the default modes:
a. 1:2 DMUX (RS1 = RSO = " 1 "), please refer to section 3.2 for more information,
b. Test Mode off ( $\mathrm{TM} 0=\mathrm{TM} 1=$ " 1 "), please refer to section 3.3 for more information,
c. decimation off (please refer to section 3.8 for more information),
d. SDA off (please refer to section 3.9 for more information).

Figure 5-1. Control Signal Settings


Table 5-2. $\quad$ ADC Mode Settings - Summary

| Function | Logic Level | Electrical Level | Description |
| :---: | :---: | :---: | :---: |
| SDAEN | 0 | $10 \Omega$ to ground or 0.5 V | Sampling delay adjust enabled |
|  | 1 | $10 \mathrm{~K} \Omega$ to ground or 2 V | Sampling delay adjust disabled |
|  |  | N/C |  |
| DECN | 0 | $10 \Omega$ to ground or 0.5 V | Decimation by 8 |
|  | 1 | $10 \mathrm{~K} \Omega$ to ground or 2 V | Normal conversion (no decimation) |
|  |  | N/C |  |
| $\mathrm{RS}<1: 0>$ | 01 | RS1 : $10 \Omega$ to ground or 0.5 V <br> RSO : $10 \mathrm{~K} \Omega$ to ground or NC or 2 V | 1:1 DEMUX Ratio (Port A) |
|  | 11 | RS1 : $10 \mathrm{~K} \Omega$ to ground or NC or 2 V <br> RSO : $10 \mathrm{~K} \Omega$ to ground or NC or 2 V | 1:2 DEMUX Ratio (Ports A and B) |
|  | 10 | RS1 : $10 \mathrm{~K} \Omega$ to ground or NC or 2 V <br> RSO : $10 \Omega$ to ground or 0.5 V | 1:4 DEMUX Ratio (Ports A, B, C and D) |
|  | 00 | RS1 : $10 \Omega$ to ground or 0.5 V <br> RSO : $10 \Omega$ to ground or 0.5 V | Not used |
| TM<1:0> | 01 | TM1 : $10 \Omega$ to ground or 0.5 V <br> TM 0 : $10 \mathrm{~K} \Omega$ to ground or NC or 2 V | Static Test (all " 0 "s at the output for $\mathrm{V}_{\text {OL }}$ test) |
|  | 11 | TM $1: 10 \mathrm{~K} \Omega$ to ground or NC or 2 V TM $0: 10 \mathrm{~K} \Omega$ to ground or $N C$ or 2 V | Normal conversion mode (default mode) |
|  | 10 | TM $1: 10 \mathrm{~K} \Omega$ to ground or NC or 2 V <br> TM $0: 10 \Omega$ to ground or 0.5 V | Static Test (all " 1 "s at the output for $\mathrm{V}_{\mathrm{OH}}$ test) |
|  | 00 | TM1 : $10 \Omega$ to ground or 0.5 V <br> TM0 : $10 \Omega$ to ground or 0.5 V | Dynamic test (checker board pattern = all bits toggling from " 0 " to " 1 " or " 1 " to " 0 " every cycle with 1010101010 or 0101010101 patterns) |

### 5.2 DEMUX Ratio Select (RSO, RS1) Function

Three DEMUX Ratios can be selected thanks to pins RSO and RS1 according to the table below.
Table 5-3. Ratio Select Coding

| RS<1:0> | 01 | 1:1 DEMUX Ratio (Port A) |
| :--- | :--- | :--- |
|  | 11 | $1: 2$ DEMUX Ratio (Ports $A$ and $B$ ) |
|  | 10 | $1: 4$ DEMUX Ratio (Ports $A, B, C$ and D) |
|  | 00 | Not used |

ADC in 1:1 Ratio
Input Words: Output Words:
$1,2,3,4,5,6,7,8 \ldots$

|  | Port A | $1 \quad 2 \quad 3 \ldots$ |
| :--- | :--- | :--- |
| Port B | Not used |  |
| Port C | Not used |  |
| Port D | Not used |  |

ADC in 1:2 Ratio
Input Words:
$1,2,3,4,5,6,7,8 \ldots$
$1: 2>$

ADC in 1:4 Ratio
Input Words:
$1,2,3,4,5,6,7,8 \ldots$

|  | Port A | 1 | 5 |
| :---: | :---: | :---: | :---: |
|  | Port B | 2 | 6 |
| 1:4 | Port C | 3 | 7 |
|  | Port D | 4 | 8 |

Notes: 1. Data of the different ports are synchronous: they appear at the same instant on each port.
2. Any used port should be terminated by a $100 \Omega$ differential resistor. Refer to Section 7.5 "Digital Outputs" on page 38 for more information.
3. Any unused port can be left open (no external termination required).

### 5.3 Test Mode (TM0, TM1) Function

Two test modes are made available in order to test the 10-bit digital outputs of the ADC:

- a static test mode, where one can choose to output only " 1 " or only " 0 " $s$;
- a dynamic test mode, where all bits toggle from " 1 " to " 0 " or from " 0 " to " 1 " every cycle, used to test the output transitions.
The coding table for the Test mode is given in Table 5-4.
Table 5-4. Test Mode Coding

| $\mathrm{TM}<1: 0>$ | 01 | Static Test (all " 0 "s at the 10 -bit output for $\mathrm{V}_{\mathrm{OL}}$ test) |
| :--- | :--- | :--- |
|  | 11 | Normal conversion mode (default mode) |
|  | 10 | Static Test (all " 1 "s at the 10 -bit output for $\mathrm{V}_{\mathrm{OH}}$ test) |
|  | 00 | Dynamic test (checker board pattern $=$ all 10 bits toggling from " 0 " to <br> " 1 " or " 1 " to " 0 " every cycle with 1010101010 or 0101010101 <br> patterns) |

Note: The sequence should start with on port A, whatever the DMUX mode is.
Table 5-5. Test Mode

| Cycle | DR | X9 | X8 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | X0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N$ | $\uparrow$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| $N+1$ | $\downarrow$ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| $N+2$ | $\uparrow$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| $N+3$ | $\downarrow$ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| $N+4$ | $\uparrow$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

### 5.4 External Reset (RSTN)

An external reset (RSTN) is available in case it is necessary to reset the ADC during operation (it is not mandatory to perform an external reset on the ADC for proper operation of the ADC as a power up reset is already implemented). This reset is 2.5 V CMOS compatible. It is active low.

### 5.5 Power Up Reset

A power up reset ensures to synchronise internal signals and ensures output data to be properly ordered.

It is generated internally by the digital section of the ADC (on $V_{C C 3}$ power supply) and is de-activated when $\mathrm{V}_{\text {CC5 }}$ reaches $80 \%$ of its steady state value. No sequencing is required on $\mathrm{V}_{\text {cco }}$.
If $\mathrm{V}_{\mathrm{CC3}}$ is not applied before $\mathrm{V}_{\text {CC5 }}$, RSTN reset is strongly recommended to properly synchronise ADC signals.
Please refer to Section 2.8 "Timing Diagrams" on page 13, Figure 2-4 for more information.

### 5.6 Gain Adjust (GA) Function

This function allows to adjust ADC Gain so that it can always be tuned to 1.0.
The ADC Gain can be tuned by $\pm 10 \%$ by tuning the voltage applied on GA by $\pm 0.5 \mathrm{~V}$ around $2 * \mathrm{~V}_{\mathrm{CC} 3} / 3$.

### 5.7 Offset Adjust (OA) Function

This function allows to adjust ADC Offset so that it can always be tuned to mid-code 512 .
The ADC Offset can be tuned by $\pm 40$ LSB ( $\pm 20 \mathrm{mV}$ ) by tuning the voltage applied on OA by $\pm 0.5 \mathrm{~V}$ around $2 * V_{\text {CC3 }} / 3$.

Figure 5-2. Offset Versus Voltage Applied on OA


### 5.8 Swing Adjust (SA) Function

This function allows to reduce the nominal swing of the ADC in order to reduce power consumption in digital output buffers.

The nominal LVDS swing ( 250 to 450 mV ) can be lowered (continuous tuning) to at least 100 mV by reducing the voltage applied on SA by -0.5 V from middle value $2 * \mathrm{~V}_{\mathrm{CC} 3} / 3$ (When SA is set at $2 * \mathrm{~V}_{\mathrm{CC}} / 3$, the swing is a standard LVDS swing around 300 mV , when SA is set to $2^{*} \mathrm{~V}_{\mathrm{cC} 3} / 3-0.5 \mathrm{~V}$, then swing is reduced to about 100 mV ).

### 5.9 Decimation (DECN) Function

The decimation function has to be used for debug of the ADC at initial stages, and must not be used for standard operation. This function indeed allows to reduce the ADC output rate by 8 (assuming a 1:1 DEMUX Ratio), thus allowing for a quick debug phase of the ADC at max speed rate and is compatible with industrial testing environment.
When active, this function makes the ADC output only 1 out of 8 data, thus resulting in a data rate which is 8 times slower than the clock rate. In addition, DEMUX Ratio can be chosen in order to divide the data rate by 16 (1:2 mode) or by 32 ( $1: 4$ mode).

Note: the ADC Decimation Test mode is different from the Test Mode function, which can be used to check the ADC outputs

DECN is active at low level.
To deactivate the decimation mode, connect DECN to a high level by connecting it to $\mathrm{V}_{\mathrm{CC} 3}$ or by leaving DECN pin floating.

Sampling delay adjust (SDA pin) allows to fine tune the sampling ADC aperture delay TA around its nominal value. This functionality is enabled thanks to the SDAEN signal, which is active at low level (when tied to ground) and inactive at high level ( $10 \mathrm{~K} \Omega$ to Ground, or tied to $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, or left floating).

This feature is particularly interesting for interleaving ADCs to increase sampling rate.
The variation of the delay around its nominal value as a function of the SDA voltage is shown in the following graph (simulation result):

Figure 5-3. Typical Tuning Range is $\pm 40 \mathrm{ps}$ for Applied Control Voltage Varying between $\pm 0.5 \mathrm{~V}$ around $2 * V_{C C 3} / 3$ on SDA Pin.


The variation of the delay in function of the temperature is negligible.

### 5.11 Temperature DIODE Function

A diode for die junction temperature monitoring is available in this ADC. It is constituted by an ESD diode. Both Anode and cathode of the diode are accessible externally.

In order to monitor the die junction temperature of the ADC, a current of 1 mA has to be applied on the DIODEA pin (anode of the diode). The voltage across the DIODEA pin and the DIODEC pin provides the junction temperature of the die thanks to the intrinsic diode characteristics provided in Figure 5-5.

It is recommended to use three protection diodes to avoid any damage due to over-voltages to the internal diode.
The recommended implementation is provided in Figure 5-4.

Figure 5-4. Temperature DIODE Implementation


Figure 5-5. Temperature DIODE Characteristics


## 6. CHARACTERIZATION RESULTS

### 6.1 Input Bandwidth @ Fs = 1.5 GSps



### 6.2 Single Tone FFT Computation Versus Fin @ 1.5GSps



SNR_Fs Vs Fin
Nominal settings, DMUX 1:4, Fc $=1.5 \mathrm{GHz}$


SFDR_Fs Vs Fin
Nominal settings, DMUX 1:4, Fc $=1.5 \mathrm{GHz}$


THD_Fs (25 Harmonics) Vs Fin
Nominal settings, DMUX 1:4, Fc $=1.5 \mathrm{GHz}$


Fin (MHz)

### 6.3 Single Tone FFT Computation Versus Fs




### 6.4 Broadband Performances, Noise Power Ratio

1,5 GSps 1st Nyquist NPR at Optimum loading factor -13 dBFS ( 450 MHz Pattern, 5 MHz Notch around $33 \mathrm{MHz} \& 438 \mathrm{MHz}: N P R=44 \mathrm{~dB}$



## 7. APPLICATION INFORMATION

### 7.1 Bypassing, Decoupling and Grounding

All power supplies have to be decoupled to ground as close as possible to the signal accesses to the board by $1 \mu \mathrm{~F}$ in parallel to 100 nF .

Figure 7-1. EV10AS180A Power Supplies Decoupling and Grounding Scheme


Each group of neighboring power supply pins attributed to the same value should be bypassed with at least one pair of 100 pF in parallel to 10 nF capacitors. These capacitors should be placed as close as possible to the power supply package pins.

The minimum required number of pairs of capacitors by power supply type is:

$$
\begin{aligned}
& 4 \text { for } V_{C C 5} \\
& 4 \text { for } V_{C C 3} \\
& 8 \text { for } V_{\text {cco }}
\end{aligned}
$$

Figure 7-2. EV10AS180A Power Supplies Bypassing Scheme


Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to $1 \mu \mathrm{~F}$ capacitors.

### 7.2 Power-up Sequencing

In case the power supplies implemented do not short their outputs to GND during their power-up, no power-up sequence on the ADC is required.

In case the power supplies implemented are shorting their outputs to GND during their power-up, power-up sequence is required for the ADC and the following two power-up sequences are possible:

- VCC3 -> VCCO -> VCC5
- VCC3 -> VCC5 -> VCCO


### 7.3 Analog Inputs (VIN/VINN)

The analog input should be used in differential mode. If a single-ended source is used, then a balun (transformer) should be implemented to convert the signal to a differential signal at the input of the ADC.

### 7.3.1 Differential Analog Input

The analog input should be AC coupled as described in Figure 7-3.
Figure 7-3. Differential Analog Input Implementation (AC Coupled)


### 7.4 Clock Inputs (CLK/CLKN)

Differential mode is the recommended input scheme. Single-ended clock input is not recommended due to performance limitations. If a single-ended source is used, then a balun (transformer) should be implemented to convert the signal to a differential signal at the input of the ADC.

We recommend to AC couple the input clock as described in Figure 7-4.
Figure 7-4. Differential Clock Input Implementation (AC Coupled)
ADC Clock Input Buffer


### 7.5 Digital Outputs

The digital outputs are LVDS compatible. They have to be $100 \Omega$ differentially terminated.

Figure 7-5. Differential Digital Outputs Terminations (100 LVDS)


If the ADC is used in 1:1 or 1:2 DMUX modes, the unused ports can be left open (no external termination required).

## 8. THERMAL CHARACTERISTICS

Typical Assumptions

- Die thickness $=300 \mu \mathrm{~m}$
- No convection
- Pure conduction
- No radiation

| $\mathrm{R}_{\text {TH }}$ | Heating zone | Ci CGA | CCGA | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Junction-> Bottom of columns | $18 \%$ <br> die area : <br> 4820×4820 $\mu \mathrm{m}$ | 10.5 | 11.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-> Board ( JEDEC JESD51-8) Boad size $=39 \times 39 \mathrm{~mm}, 1.6 \mathrm{~mm}$ Thickness) |  | 13.7 | 15.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction -> Top of Lid |  | 16.0 | 18.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {jhot spot }}-\mathrm{T}_{\text {Jdiode }}$ |  | 2.2 | 2.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Typical Assumptions:

- Convection according to JEDEC
- Still air
- Horizontal 2s2p board
- Board size $114.3 \times 76.2 \mathrm{~mm}, 1.6 \mathrm{~mm}$ thickness

| $\mathbf{R}_{\text {TH }}$ | Heating zone | Ci CGA | CCGA | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Junction -> Ambient | $18 \%$ <br> die area $:$ | 26.0 | 26.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $4820 \times 4820 ~$ $\mu \mathrm{~m}$ | 2.2 | 2.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## 9. PACKAGE DESCRIPTION

### 9.1 Ci-CGA255 Outline




### 9.2 CLGA255 Outline



### 9.3 CCGA255 Outline

Pb wt\% < $=80$
All units in mm
 Initial column core composition (prior to column wire manufacturing): Sn20-Pb80 $(\mathrm{wt} \%)$
Final column core composition (after column attach on CLGA packages): $55<=\mathrm{Pb} \mathrm{wt} \%<=80$


## 10. ORDERING INFORMATION

Table 10-1. Ordering Information

| Part Number | SMD Number | Package | Temperature Range | Screening Level | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EVX10AS180AGS |  | CI-CGA255 | Ambient | Prototype |  |
| EV10AS180AMGSD/T |  | CI-CGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | Military « M » Grade |  |
| EV10AS180AMGS9NB1 |  | CI-CGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | Space Grade |  |
| EV10AS180AGS-EB |  | CI-CGA255 | Ambient | Prototype | Evaluation board |
| EVX10AS180ALG |  | LGA255 | Ambient | Prototype |  |
| EV10AS180AMLGD/T |  | LGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | D/T Grade |  |
| EV10AS180AMLG9NB1 |  | LGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | Space Grade |  |
| EVX10AS180AGC |  | CCGA255 | Ambient | Prototype |  |
| EV10AS180AMGCD/T |  | CCGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | D/T Grade |  |
| EV10AS180AMGC9NB1 |  | CCGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | Space Grade |  |
| EV10AS180AMLG-V | 5962-1522301VXC | LGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | QML-V Grade MIL PRF 38535 |  |
| EV10AS80AMGS-V | 5962-1522301VYF | CI-CGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | QML-V Grade <br> MIL PRF 38535 |  |
| EV10AS180AMGC-V | 5962-1522301VZF | CCGA255 | $-55^{\circ} \mathrm{C}<\mathrm{Tc}, \mathrm{Tj}<125^{\circ} \mathrm{C}$ | QML-V Grade MIL PRF 38535S |  |

## 11. DOCUMENT REVISION HISTORY

Table 11-1. Document Revision History

| Revision <br> Number | Date | Substantive Change(s) |
| :---: | :---: | :--- |
| F | $06 / 19$ | Add Section 7.2 "Power-up Sequencing" on page 37 |
| E | $11 / 15$ | Introduction of QML-V grade |
| D | $06 / 14$ | - Correction of typo <br> - Modification of limits for RIN \& RCLK <br> - INL and DNL have only typical values <br> - Section 2.1 on page 4 and Section 2.2 on page 5: add duration about power-up sequencing <br> - Section 2.6 on page 10: remove information about ELDRS <br> - Section 2.7 on page 11: modification of TOD-TDR values |
| - Section 2.7 on page 11: TDR is maximum value |  |  |$|$| - Section 2.8 on page 13: corrections of some typo in timing diagrams |
| :--- |
| - Section 3. on page 17: Modification of TD1 \& TD2, TOD \& TDR definitions |
| C |
| B Section 3. on page 17: add TRDR definition |


[^0]:    Whilst Teledyne e2v Semiconductors SAS has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. Teledyne e2v Semiconductors SAS accepts no liability beyond the set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of the devices in accordance with information contained herein.
    Teledyne e2v Semiconductors SAS, avenue de Rochepleine 38120 Saint-Egrève, France

