# e2V

### e2v technologies

**FEATURES** 

- 2048 by 512 Pixel Format
- 13.5 μm Square Pixels
- Image Area 27.6 x 6.9 mm
- Wide Dynamic Range
- Symmetrical Anti-static Gate Protection
- Advanced Inverted Mode Operation (AIMO)
- Anti-blooming Readout Register
- Low Noise, High Responsivity Output Amplifier

#### **APPLICATIONS**

- Spectroscopy
- Scientific Imaging
- TDI Operation



This version of the CCD42 series of CCD sensors has full-frame architecture. An extremely low noise amplifier makes the device well suited to the most demanding applications, such as spectroscopy. This variant of the CCD42-10 operates in advanced inverted mode (AIMO) for use at Peltier temperatures. e2v technologies' AIMO structures give a 100 times reduction in dark current with minimum reduction in full-well capacity.

The output amplifier is designed to give excellent noise levels at low pixel rates, and can match the noise performance of most conventional scientific CCDs at pixel rates as high as 3 MHz.

The readout register has a gate controlled dump drain to allow fast dumping of unwanted data. The register is designed to accommodate four image pixels of charge, and a summing well capable of holding six image pixels is provided. The output amplifier has a feature enabling the responsivity to be reduced to allow the reading of such large charge packets.

In common with all other e2v technologies CCD sensors, the CCD42-10 is available with either a fibre-optic window, a UV sensitive coating or a Csl coating for hard X-ray detection. In addition a high performance electronics drive unit is available to enable the CCD42-10 to be evaluated easily.

Designers are advised to consult e2v technologies should they be considering using CCD sensors in abnormal environments or if they require customised packaging.





## TYPICAL PERFORMANCE (Low noise mode)

Pixel readout frequency	 20 - 3000	kHz
Output amplifier sensitivity	 4.5	$\mu V/e^-$
Peak signal	 100	ke <sup>-</sup> /pixel
Dynamic range	 50 000:1	
Spectral range	 420 - 1060	nm
Readout noise (at 233 K, 20 kHz	 2	e rms
Q.E. at 700 nm	 47	%
Peak output voltage	 750	mV

#### **GENERAL DATA**

#### **Format**

Image area						27.6 x 6.9	mm
Active pixels (H)						. 2048	
	(∨)					515 (usable	э)
Pixel size .						13.5 x 13.5	μm

#### **Package**

Package size							32.8	39	x 2	20.07	mm '
Number of pins .											20
Inter-pin spacing										2.54	ł mm
Inter-row spacing									1	5.24	l mm
Window material				qι	uart	Z (	or re	m	SVC	able	glass

e2v technologies (uk) limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU, UK Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492 e-mail: enquiries@e2v.com Internet: www.e2v.com Holding Company: e2v technologies plc

e2v technologies inc. 4 Westchester Plaza, PO Box 1482, Elmsford, NY10523-1482 USA Telephone: (914) 592-6050 Facsimile: (914) 592-5148 e-mail: enquiries@e2vtechnologies-na.com

#### **PERFORMANCE**

	Min	Typical	Max	
Peak charge storage (see note 1)	80k	100k	-	e <sup>-</sup> /pixel
Peak output voltage (unbinned)	-	450	-	mV
Dark signal at 293 K (see note 2)	-	100	200	e <sup>-</sup> /pixel/s
Charge transfer efficiency (see note 3): parallel serial		99.9999 99.9993		% %
Output amplifier sensitivity: low noise mode high signal mode	3.0	4.5 1.5	6.0	μV/e <sup>-</sup> μV/e <sup>-</sup>
Readout noise at 253 K (see note 4): low noise mode high signal mode	-	2 6	4 -	rms e <sup>-</sup> /pixel rms e <sup>-</sup> /pixel
Readout frequency (see note 5)	-	20	3000	kHz
Dark signal non-uniformity at 293 K (std. deviation)	_	20	40	e <sup>-</sup> /pixel/s
Binned column dark signal non-uniformity at 293 K (std. deviation)	-	3	6	e <sup>-</sup> /pixel/s
Output node capacity relative to image section: low noise mode high signal mode	-	1.5 6.0		

#### **ELECTRICAL INTERFACE CHARACTERISTICS**

#### Electrode capacitances (measured at mid-clock level):

	Min	Typical	Max	
IØ/IØ interphase	-	5	-	nF
RØ/RØ interphase	-	80	-	pF
IØ/SS	-	15	-	nF
RØ/SS	-	150	-	pF
Output impedance	-	350	-	Ω

#### **NOTES**

- 1. Signal level at which resolution begins to degrade.
- 2. Measured between 253 K and 293 K and V $_{\rm SS}$  +9.5 V. Dark signal at any temperature T (kelvin) may be estimated from:

 $O_d/O_{d0} = 1.14 \times 10^6 T^3 e^{-9080/T}$ 

where  $Q_{d0}$  is the dark current at 293 K. Note that this is typical performance and some variation may be seen between devices. Below 230 K additional dark current components with a weaker temperature dependence may become significant.

- 3. CCD characterisation measurements made using charge generated by X-ray photons of known energy.
- 4. Measured using a dual-slope integrator technique (i.e. correlated double sampling) with a 10  $\mu s$  integration period.
- 5. Readout above 3000 kHz can be achieved but performance to the parameters given cannot be guaranteed.

#### **BLEMISH SPECIFICATION**

**Traps** Pixels where charge is temporarily held.

Traps are counted if they have a capacity

greater than 200 e<sup>-</sup> at 253 K.

Slipped columns Are counted if they have an amplitude

greater than 200 e<sup>-</sup>.

**Black spots** Are counted when they have a responsivity

of less than 90% of the local mean signal illuminated at approximately half saturation.

rate 100 times the specified maximum dark signal generation rate at 293 K (measured between 233 and 273 K). The typical temperature dependence of white spot blemishes is different from that of the average dark signal and is given by:

 $Q_d/Q_{d0} = 122T^3e^{-6400/T}$ 

White column A column which contains at least 9 white

defects.

**Black column** A column which contains at least 9 black

defects.

**Spikes** Are measured with the image fully binned


into the register. Level 1 spikes are those above 20 ke<sup>-</sup>/column. Level 2 spikes are those above 80 ke<sup>-</sup>/column at 20 °C.

GRADE	0	1	2
Column defects: black or slipped white	0	1 0	6 0
Black spots	20	40	100
Traps > 200 e-	1	2	5
White spots	10	20	30
Level 1 spikes	10	15	25
Level 2 spikes	3	4	6


**Note** The effect of temperature on defects is that traps will be observed less at higher temperatures but more may appear below 233 K. The amplitude of white spots and columns will decrease rapidly with temperature.

© e2v technologies 100023, page 3


### TYPICAL OUTPUT CIRCUIT NOISE (Measured using clamp and sample)



#### TYPICAL SPECTRAL RESPONSE (At $-20~^{\circ}$ C, no window)




#### TYPICAL VARIATION OF DARK SIGNAL WITH SUBSTRATE VOLTAGE




100023, page 4 © e2v technologies

#### TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE



#### **DEVICE SCHEMATIC**



© e2v technologies 100023, page 5

#### CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS


			MAXIMUM RATINGS			
PIN	REF	DESCRIPTION	Min	Typical	Max	with respect to V <sub>SS</sub>
1	-	No connection		-		-
2	IØ3	Image section, phase 3 (clock pulse)	10	12	15	<u>+</u> 20 V
3	IØ2	Image section, phase 2 (clock pulse)	10	12	15	<u>±</u> 20 V
4	IØ1	Image section, phase 1 (clock pulse)	10	12	15	<u>±</u> 20 V
5	SS	Substrate	8	9.5	11	-
6	ØR	Output reset pulse	8	12	15	<u>+</u> 20 V
7	RØ3	Readout register, phase 3 (clock pulse)	8	10	12	<u>+</u> 20 V
8	RØ2	Readout register, phase 2 (clock pulse)	8	10	12	<u>+</u> 20 V
9	RØ1	Readout register, phase 1 (clock pulse)	8	10	12	<u>±</u> 20 V
10	DG	Dump gate (see note 7)	-	0	-	-
11	OG1	Output gate 1	2	3	4	-
12	OG2	Output gate 2 (see note 8)	-	OG1+1 V	-	<u>+</u> 20 V
13	OS	Output transistor source		see note 9		-0.3  to  +25  V
14	OD	Output drain	27	29	32	-0.3  to  +25  V
15	RD	Reset transistor drain	15	17	19	-0.3  to  +25  V
16	SS	Substrate	8	9.5	11	-
17	ØSW	Summing well (see note 10)	8	12	15	-
18	DD	Diode drain	20	24	25	-0.3  to  +25  V
19	SG	Spare gates	0	0	V <sub>SS</sub> + 19	<u>±</u> 20 V
20	-	No connection		-		-

If all voltages are set to the 'typical' values, operation at or close to specification should be obtained. Some adjustment within the minimum - maximum range specified may be required to optimise performance.

Voltage between pairs of pins: OS to OD  $\pm$  15 V.

Maximum current through any source or drain pin: 10 mA.

#### **OUTPUT CIRCUIT**




#### **NOTES**


- 6. Readout register clock pulse low levels + 1 V; other clock low levels 0  $\pm$  0.5 V.
- 7. Non-charge dumping level shown. For charge dumping, DG should be pulsed to 12  $\pm$  2 V.
- 8. Use OG2 = OG1 + 1 V for normal, low noise mode, or 20 V for low responsivity, high signal mode.
- 9. Not critical; can be a 1 5 mA constant current source, or 5 10 k $\Omega$  resistor.
- 10. For normal operation, the summing well should be clocked as RØ3.
- 11. The amplifier has a DC restoration circuit, which is activated internally whenever IØ3 is pulsed high.

100023, page 6 © e2v technologies

#### FRAME READOUT TIMING DIAGRAM




#### **DETAIL OF LINE TRANSFER**




© e2v technologies 100023, page 7

#### **DETAIL OF OUTPUT CLOCKING**



#### **LINE OUTPUT FORMAT**



#### **CLOCK TIMING REQUIREMENTS**

Symbol	Description	Min	Typical	Max	
T <sub>i</sub>	Image clock period	15	30	see note 12	μs
t <sub>wi</sub>	Image clock pulse width	7	15	see note 12	μs
t <sub>ri</sub>	Image clock pulse rise time (10 to 90%)	0.5	2	0.5t <sub>oi</sub>	μs
t <sub>fi</sub>	Image clock pulse fall time (10 to 90%)	t <sub>ri</sub>	2	0.5t <sub>oi</sub>	μs
t <sub>oi</sub>	Image clock pulse overlap	3	5	0.2T <sub>i</sub>	μs
t <sub>li</sub>	Image clock pulse, two phase low	3	5	0.2T <sub>i</sub>	μs
t <sub>dir</sub>	Delay time, I∅ stop to R∅ start	3	5	see note 12	μs
t <sub>dri</sub>	Delay time, RØ stop to IØ start	1	2	see note 12	μs
T <sub>r</sub>	Output register clock cycle period	333	see note 13	see note 12	ns
t <sub>rr</sub>	Clock pulse rise time (10 to 90%)	50	0.1T <sub>r</sub>	0.3T <sub>r</sub>	ns
t <sub>fr</sub>	Clock pulse fall time (10 to 90%)	t <sub>rr</sub>	0.1T <sub>r</sub>	0.3T <sub>r</sub>	ns
t <sub>or</sub>	Clock pulse overlap	20	0.5t <sub>rr</sub>	0.1T <sub>r</sub>	ns
t <sub>wx</sub>	Reset pulse width	30	0.1T <sub>r</sub>	0.2T <sub>r</sub>	ns
t <sub>rx</sub> , t <sub>fx</sub>	Reset pulse rise and fall times	20	0.5t <sub>rr</sub>	0.2T <sub>r</sub>	ns
t <sub>dx</sub>	Delay time, ØR low to RØ3 low	30	0.5T <sub>r</sub>	0.8T <sub>r</sub>	ns


#### **NOTES**

- 12. No maximum other than that necessary to achieve an acceptable dark signal at the longer readout times.
- 13. As set by the readout period.

100023, page 8 © e2v technologies

#### **OUTLINE**

#### (All dimensions without limits are nominal)



The device is normally supplied with a temporary glass window for protection purposes. It can also be supplied with a fixed, quartz or fibre-optic window where required.

Ref	Millimetres
А	32.89 ± 0.38
В	$20.07 \pm 0.25$
С	6.9
D	$2.79 \pm 0.28$
Е	$15.24 \pm 0.25$
F	$0.254 + 0.051 \\ - 0.025$
G	5.2
Н	$0.46 \pm 0.05$
J	$2.54 \pm 0.13$
K	22.86 ± 0.13
L	$1.14 \pm 0.25$
M	27.6
Ν	0.8

© e2v technologies 100023, page 9

#### **ORDERING INFORMATION**

Options include:

- Temporary Quartz Window
- Permanent Quartz Window
- Temporary Glass Window

For further information on the performance of these and other options, please contact e2v technologies.

#### **HANDLING CCD SENSORS**

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full antistatic handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty. All devices are provided with internal protection circuits to the gate electrodes (pins 2, 3, 4, 6, 7, 8, 9, 12, 19) but not to the other pins.

#### **HIGH ENERGY RADIATION**

Device characteristics will change when subject to ionising radiation.

Users planning to operate CCDs in high radiation environments are advised to contact e2v technologies.

#### **TEMPERATURE LIMITS**

							Min	Typical	Max	
Storage .							73	-	373	Κ
Operating							73	233	323	Κ
Operation o	r st	oraç	ge i	in h	nun	nid	conditio	ns may giv	e rise to id	ce on
the sensor surface on cooling, causing irreversible damage.										
Device hea	itin	g/c	oc	lin	g				5 K/min	max

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.