FAQs

Functions - Application

TITLE  

QUESTIONS / ANSWERS
Click for the answer

AT84CS001 Asynchronous Reset

When do I need to asynchronous reset the AT84CS001 1:2/4 10-bit 2.2 Gsps DMUX?

AT84AD001B, AT84AD004
Dual 8-bit ADCs output
data order in interleaving
mode

Is the order of acquisition of the samples out of the AT84AD001B and AT84AD004 Dual 8-bit ADCs in 1:2 DMUX and interleaving mode important?

AT84AD001B, AT84AD004
Dual 8-bit ADCs analog
bandwidth in interleaving
mode

High speed ADC board ground planes

Do I have separate the digital and analog ground planes on the board integrating a high speed e2v ADC ?

TS86101G2B Power-up Reset

How can I ensure the synchronization of multiple DACs?

AT84AD001B, AT84AD004 Dual 8-bit ADCs Dynamic Built-in Test

How does the dynamic Built-in Test work in the AT84AD001B, AT84AD004 dual 8-bit ADCs?

Die Junction Temperature

AT84AD001B, AT84AD004 dual 8-bit ADCs wake-up time

AT84AD001B, AT84AD004 dual 8-bit ADCs interleaving mode

AT84AD001B, AT84AD004 Dual 8-bit ADC Vtestl and VtestQ Signals

What do I have to do with Vtestl and VtestQ signals?

DR and DR/2 Mode

Can the DMUX recognize data using the falling edge of the input clock?

Decimation function

Interfacing the Dual 8-bit 1Gsps ADC with the 8-bit 1:4/1:8 DMUX

Pattern Generator function on the TS83102G0B 10-bit 2Gsps ADC

AT84AD001 Dual 8-bit 1Gsps Timings at power up

TS81102G0 DMUX Delay cells

AT84AD001B dual 8-bit 1Gsps ADC power up/down sequence

TS83102G0B 10-bit 2Gsps ADC SDA Function

How does the SDA function of the TS83102G0B 10-bit 2Gsps ADC work?

Reset

Power up sequence

Power up sequence

Power down sequence

What care should be taken as concerns the power down sequence for your ADCs? 

AT84CS001 Unused inputs
and outputs

What do I have to do with the unused inputs and outputs of the AT84CS001 1:2/4 10-bit 2.2 Gsps DMUX?

ESD protections

What kind of ESD tests have you performed on your devices?

VEETH and VCCTH



Packaging Assembly

Metal lid on the bottom of the
CBGA152 package

What am I supposed to do with the metal
lid on the bottom of the CBGA152 package?
CQFP196 package (TS81102G0FS DMUX)How are the CQFP196 top lid and bottom heat spreader electrically connected?
CQFP68 package (TS8388B ADC)

CQFP 68 package material

What are the CQFP68 package material characteristics? 

Pin-out 

Why is the TS83102G0 Package specified as CBGA 148 although it has 152 pins?

Thermal considerations on TS83102G0B device in CBGA 152 package

Grid Array package behavior after reflow

How does a ball or column grid array package behave after PCB mounting? 

TS83102G0B 10-bit
2Gsps ADC Pinout in
JEDEC standard

What is the TS83102G0B 10-bit 2Gsps ADC Pinout in the JEDEC Standard?

CI-CGA Pad Layout (Pb90Sn10 columns)

 

CI-CGA  Assembly Recommendations 
(Pb90Sn10 columns)
What is the assembly recommdentations for CI-CGA packages (with Sn10Pb90 columns) offered with e2v Broadband Data Conversion devices?

TBGA Pad Layout

CBGA Pad Layout (Sn63Pb37 balls)

What is the recommended pad layout for the CBGA packages (with Sn63Pb37 balls) offered with e2v Broadband Data Conversion devices?

Pin-out

What am I supposed to do with the unused pins of the package device?



Input/Output Interfacing


TS86101G2B AGND and DGND Ground PlanesHow do I have to connect the A2 and A15 AGND pins of the TS86101G2B 4:1 10-bit 1.2 Gsps DAC?

AT84CS001 Unused inputs
and outputs

What do I have to do with the unused inputs and outputs of the AT84CS001 1:2/4 10-bit 2.2 Gsps DMUX?

AT84AD001B, AT84AD004 Dual 8-bit ADC analog input channel Q unused

AT84AD001B, AT84AD004 Dual 8-bit ADC Clock Q unused

What do I have to do with the CLOCK Q pins (CLKQ, CLKQN) if I do not intend to use them?

AT84AD001B, AT84AD004 dual 8-bit ADC maximum capacitive load allowed per output differential pair

Pin-out

What am I supposed to do with the unused pins of the package device?

AT84AD001 Dual 8-bit 1Gsps ADC Input Clock implementation in Single-ended mode

What is the recommended termination scheme for the input clock of the AT84AD001 Dual 8-bit 1Gsps ADC in single-ended mode?

TS8388B 8-bit 1Gsps ADC Analog input Terminations

What are the recommended termination schemes for the analog input of the TS8388B 8-bit 1Gsps ADC?

TS83102G0B 10-bit
2Gsps ADC clock

Output levels

ESD protections

What kind of ESD tests have you performed on your devices?

Output Level Setting

AGND pins for TS86101G2 MUXDAC

Do the 2 AGND pins (A2 and A15) located in the digital section of the MUXDAC need to be connected?

VEETH and VCCTH

AT84AD001B, AT84AD004 Dual 8-bit ADC Vtestl and VtestQ Signals

What do I have to do with Vtestl and VtestQ signals?

Interfacing the Dual 8-bit 1Gsps ADC with the 8-bit 1:4/1:8 DMUX

AT84CS001 Unused inputs
and outputs

What do I have to do with the unused inputs and outputs of the AT84CS001 1:2/4 10-bit 2.2 Gsps DMUX?



Board implementation

TS86101G2B AGND and DGND Ground PlanesHow do I have to connect the A2 and A15 AGND pins of the TS86101G2B 4:1 10-bit 1.2 Gsps DAC?

High speed ADC board ground planes

Do I have separate the digital and analog ground planes on the board integrating a high speed e2v ADC ?

TP-101 Connection to AT84AD001-EB, AT84AD004-EB Dual 8-bit ADC Evaluation Boards

How is the TP-101 device connected to AT84AD001-EB, AT84AD004-EB evaluation boards?

Decoupling Capacitors

How do I have to proceed to implement the decoupling capacitors on a board designed with e2v-Grenoble device?

Minimum number of power supply decoupling capacitors required

Jumper Settings for the TSEV83102G0BGL 10-bit 2Gsps ADC Evaluation board

Analog and digital -5V
power supplies

AGND pins for TS86101G2 MUXDAC

Do the 2 AGND pins (A2 and A15) located in the digital section of the MUXDAC need to be connected?


General

Power Dissipation

Is the operating frequency a factor in calculating the power dissipation?